Différences
Ci-dessous, les différences entre deux révisions de la page.
Les deux révisions précédentes Révision précédente Prochaine révision | Révision précédente Prochaine révisionLes deux révisions suivantes | ||
back2root:ibm-pc-ms-dos:hardware:8259 [2022/12/29 02:56] – [Tableau] frater | back2root:ibm-pc-ms-dos:hardware:8259 [2022/12/29 12:59] – [Initialization Command Word 4 at Port 21h and A1h] frater | ||
---|---|---|---|
Ligne 1: | Ligne 1: | ||
+ | ~~TOC 1-4 ~~ | ||
+ | |||
====== 8259 - Programmable Interrupt Controller (PIC) ====== | ====== 8259 - Programmable Interrupt Controller (PIC) ====== | ||
Ligne 46: | Ligne 48: | ||
| | ||
</ | </ | ||
+ | |||
+ | |||
^ Bits |^ Buffering Mode ^ | ^ Bits |^ Buffering Mode ^ | ||
Ligne 100: | Ligne 104: | ||
==== Other Registers ==== | ==== Other Registers ==== | ||
- | IRR - Interrupt Request Register, maintains a bit vector indicating which IRQ hardware events are awaiting service. Highest level interrupt is reset when the CPU acknowledges interrupt. | + | * IRR - Interrupt Request Register, maintains a bit vector indicating which IRQ hardware events are awaiting service. Highest level interrupt is reset when the CPU acknowledges interrupt. |
- | ISR - In Service Register, tracks IRQ line currently being serviced. | + | |
- | <tab>Updated by EOI command. | + | |
- | ===== Hardware Interrupt Sequence of Events: ====== | + | ====== Hardware Interrupt Sequence of Events: ====== |
- 8259 <A HREF=" | - 8259 <A HREF=" | ||
Ligne 136: | Ligne 139: | ||
- for a more in-depth discussion of the 8259, see Intel' | - for a more in-depth discussion of the 8259, see Intel' | ||
- | | + | <WRAP rounded box> |
+ | see [[back2root: | ||
+ | </ |