Ci-dessous, les différences entre deux révisions de la page.
Les deux révisions précédentesRévision précédenteProchaine révision | Révision précédenteProchaine révisionLes deux révisions suivantes | ||
back2root:ibm-pc-ms-dos:hardware:8259 [2022/12/29 02:54] – [Tableau] frater | back2root:ibm-pc-ms-dos:hardware:8259 [2022/12/29 03:02] – frater | ||
---|---|---|---|
Ligne 1: | Ligne 1: | ||
+ | ~~TOC 1-4 ~~ | ||
+ | |||
====== 8259 - Programmable Interrupt Controller (PIC) ====== | ====== 8259 - Programmable Interrupt Controller (PIC) ====== | ||
Ligne 47: | Ligne 49: | ||
</ | </ | ||
- | ^ Bits ^^ ^ | + | ^ Bits |^ Buffering Mode |
- | ^ 3 | + | ^ 3 |
| 0 | | 0 | ||
| 0 | | 0 | ||
Ligne 76: | Ligne 78: | ||
</ | </ | ||
- | ^ Bits ^^^ | + | ^ Bits |
- | ^ 7 | + | ^ 7 |
| 0 | | 0 | ||
| 0 | | 0 | ||
Ligne 100: | Ligne 102: | ||
==== Other Registers ==== | ==== Other Registers ==== | ||
- | IRR - Interrupt Request Register, maintains a bit vector indicating which IRQ hardware events are awaiting service. Highest level interrupt is reset when the CPU acknowledges interrupt. | + | * IRR - Interrupt Request Register, maintains a bit vector indicating which IRQ hardware events are awaiting service. Highest level interrupt is reset when the CPU acknowledges interrupt. |
- | ISR - In Service Register, tracks IRQ line currently being serviced. | + | |
- | <tab>Updated by EOI command. | + | |
- | ===== Hardware Interrupt Sequence of Events: ====== | + | ====== Hardware Interrupt Sequence of Events: ====== |
- 8259 <A HREF=" | - 8259 <A HREF=" | ||
Ligne 136: | Ligne 137: | ||
- for a more in-depth discussion of the 8259, see Intel' | - for a more in-depth discussion of the 8259, see Intel' | ||
- | | + | <WRAP rounded box> |
+ | see [[back2root: | ||
+ | </ |